Kevin StilesVerification Engineer
Orefield, Pennsylvania
Verification Engineer
MTS
MTS
Senior Technical Associate
Principal Engineer
Verification Engineering
Senior Technical Manager
Technical Manager
Adjunct lecturer
Princeton University
Fairfield University
Recommendations: 5
SoC
VLSI
Semiconductors
Integrated Circuit Design
ASIC
CMOS
Analog
EDA