SOC Design Engineer at Intel Corporation
San Francisco Bay Area
What company does Rajesh Rajaram work for?
Rajesh Rajaram works for IC&SR IIT Madras
What is Rajesh Rajaram's role at IC&SR IIT Madras?
Rajesh Rajaram is Sr. Project Associate
What industry does Rajesh Rajaram work in?
Rajesh Rajaram works in the Semiconductors industry.
Who are Rajesh Rajaram's colleagues?
Rajesh Rajaram's colleagues are Yong Wu, Jie Sun, Jackson He, Bin Wu, Xue WANG, Dan Zhang, Lei Wu, Ted Ye, Brent Young, and Yunfa Li
📖 Summary
Sr. Project Associate @ IC&SR IIT Madras From March 1995 to September 1997 (2 years 7 months) Sr. VLSI Technical Consultant @ Wipro Technologies * System Architecture experience in developing architecture for product from specification. Proposed and developed ASIC SoC and FPGA based solutions.* Developed Architecture solution for an Extreme performance H.264 real time QVGA Encoder system for a leading Japanese broadcaster to broadcast TV channels to mobile devices. * Part of several successful tape-outs in various responsibilities such as Synthesis+DFT, JTAG + MBIST insertion, LEC, pre and Post-Layout sign-off STA, timing and logical ECO's in various process technology nodes starting from 90nm, 65nm, 40nm, 22nm to most recent 14nm for various gate counts starting from 3M to 55M. * Vastly Experienced in IP development. + Involved as technical lead for Development of a full featured RapidIO Gen-2.2 IP core supporting x1, x2 and x4 lane modes, each lane capable of operating at 6.25GBaud. + Development of MIPI specified DSI and CSI PHY IP's which includes development of DFE and integration of AFE. + Developed multiple ARM AMBA AHB based Primecell IP including multiple flavors of complex Memory controllers and DMA controller.* Image and Video processing domain solutions such as Pro-MPEG based system, display controllers, JPEG2000 IP.* Mixed signal digital PHY block development. + For MoCA ASIC, Micro-architect and design critical blocks such as DC-Offset Estimation and Correction, I-Q Calibration and Correction, Numerically Controlled Oscillator based Tone Generator with amplitude control, Gain Extraction and Control for LNA, PA, LPF, Mixer, Squarer etc. + For MIPI IP's, design and development of resistor compensation block, * Strong experience in performing top level and sub-system level RTL integration. + Ownership of 1.8Million gate sub-system consisting of 800MHz/1600MHz DDR3 Controller IP + PHY Hard Macro sub-system. Design of additional features such as design of Overlapped Data protection for DDR3 data bus and address protection schemes. From 1999 to June 2016 (17 years) SOC Design Engineer @ Intel Corporation Multiple IP Integration into SoC's, and Validation , Formal flows. Sacramento, California Area
Introversion (I), Intuition (N), Thinking (T), Judging (J)
9 year(s), 9 month(s)
Unlikely
Likely
There's 100% chance that Rajesh Rajaram is seeking for new opportunities
Enjoy unlimited access and discover candidates outside of LinkedIn
Trusted by 400K users from
76% of Fortune 500 companies
The most accurate data ever
Hire Anyone, Anywhere
with ContactOut today
Making remote or global hires? We can help.
No credit card required
Rajesh Rajaram's Social Media Links
/company/i... /school/re...