Le ZhengResearch Engineer
San Diego, California
Research Engineer
Graduate Student Researcher
Research Associate
Intern Engineer
Master Student
Electrical Engineering Lead
University of California, Santa Cruz
UC Irvine
Fudan University
Recommendations: 0
Verilog
Cadence Virtuoso
Verilog-A
Analog Circuit Design
Matlab
Python
Pspice
SPICE