Matthew BeckerDesign Engineer Intern
Austin, Texas
Design Engineer Intern
Design Verification Engineer
Graduate Assistant - Department of Electrical Engineering
Design Verification Engineer
University of Nebraska-Lincoln
University of Nebraska-Lincoln
Recommendations: 0
SystemVerilog
Verilog
Formal Verification
RTL design
VCS
SoC
Microprocessors
NC-Verilog