Krupa Shah’s Email & Phone

Image of Krupa Shah

Krupa Shah

ASIC Verification Engineer @ Einfochips

Krupa Shah Contact Details

Location:
San Francisco Bay Area
Work:
ASIC Verification Engineer @ Einfochips
Product Validation Engineer for Low Power Tools @ Synopsys
Sr. Design Verification Engineer @ SmartPlay Technologies
Education:
About:

• 7 Years 5 months of professional experience working as “Design Verification Engineer” in ASIC Industry for Defining Verification Architecture, Developing Verification Components, Implementing Test scenarios and Writing Functional Coverage for PCI Express, AMBA Protocols, Mobile SoC, Networking Chips and Low Power Tools. • Proficient in System Verilog, SystemC, C++ and Verilog programming and Perl and Shell 

Looking for a different Krupa Shah?

Get an email address for anyone on LinkedIn with the ContactOut Chrome extension
Install the extension - it's free!

ContactOut is used by
76% of Fortune 500 companies

Similar Profiles to Krupa Shah

Recruiters looking for Krupa Shah also viewed
Most popular profiles
Related profiles
  • No profiles to display.

Looking for colleagues of Chris Shelby at Company Inc?

Image of Katherine Katherine Cushion
Event Manager
Image of Xiaoxuan Xiaoxuan SUN
Packaging R&D Engineer
Image of Antonio Antonio Martinez
Software Engineer
Image of Rajgopal Rajgopal Ramamoorthy
SaaS Cloud BDM
Image of jennifer jennifer cearley
Graphics and Multicore Developer Relations Engineer
Image of Elizabeth Elizabeth Kelangi
Validation Engineer Programmer
Image of Maureen Maureen Smerdon
Director of FPGA Portfolio Marketing
Image of David David Luo
Test Engineer III (contract)
Image of Rich Rich Clark
UX Designer
Image of J. J. Harrison
Director of Supply Chain Strategy